- #Modelsim 10 command set inputs manual
- #Modelsim 10 command set inputs code
- #Modelsim 10 command set inputs license
Lazy ”, if you don’t set the proper constraints it will select constraints that will make him work Always set proper constraints Timing Constraint Max delay combinational delay Max area total circuit area Max power for power limitation Setting the constraint does not guarantee the result
#Modelsim 10 command set inputs license
Design Objectives Speed Area (default) Power (requires Power Compiler license ) When both area and delay constraints are set, design compiler will Setting Min/Max operating condition (only if you’ve min/max libraries)ĭc_shell> Set_operating_conditions –max “slow” –min “fast” dc_shell> Set_operating_condition –max “slow” Link Resolve the design reference based on reference names Locate all design and library components, and connect them Uniquify Removes multiply-instantiated hierarchyin the current design by creating a unique design for each cell instance dc_shell> analyze -f verilog $my_verilog_files dc_shell> elaborate $my_toplevel dc_shell> current_design $my_toplevel dc_shell> link dc_shell> uniquify For one process, we may have many timing libraries, usually, best, typical & worst.ĭc_shell> set_min_library worst.db –min_version best.dbĩ For simplicity, we recommends: dc_shell> set link_library ]] dc_shell> set target_library “lib.db“ dc_shell> define_design_libWORK -path. ReRead the library db file to synopsys. Libraries Usually will be provided in Liberty format (.lib) Read them using read_lib Then produce synopsys db file using write_lib command. Variables includes: Libraries (min/max) Cache Design constraints Starting DC: dc_shell & dc_shell-t (TCL) design_vision % set path = ($SYNOPSYS/linux/syn/bin $path) % setenv SYNOPSYS /opt/synopsys/Z-2007.05-sp3 % setenv LM_LICENSE_FILE /opt/licenses/license.dat The process of mapping RTL netlist into Gate-level netlist We recommends Synopsys Design Compiler.Įnvironment setup for Design Compiler
#Modelsim 10 command set inputs code
Process of converting verified HDL code to hardware
#Modelsim 10 command set inputs manual
Part of these slides are extracted from the following copyrighted materials: Synopsys DesignCompiler, PowerCompiler & PrimePower Reference Manual & User guide ASIC Design Flow Slides, prepared by Frank Gurkayanak From Integrated Systems Labratoary, EPFL Cadence SoC Encounter Synthesis Place-and-route flow guide Synopsys HSIM reference manual. Synopsys HSIM 2007 Synopsys PrimePower 2003 Synopsys PrimeTime 2003 Mentor ModelSim 6.5 SE Synopsys Design Compiler 2007 Cadence SoC Encounter 8.1 The following presentation is based on Version 1.213 Nemat Allah Ahmadyan Dependable System Lab, CE Department Sharif University of technology 2009 Sharif Digital Flow Introduction Part I : Synthesize & Power Analyze
0 kommentar(er)
